## FEATURES

Single-supply operation: 4.5 V to 16.5 V
Upper/lower buffers swing to V $_{s} /$ GND
Continuous output current: $\mathbf{3 5} \mathrm{mA}$
Vсом peak output current: 250 mA
Offset voltage: $\mathbf{1 5 ~ m V}$
Slew rate: 6 V/ $\mu \mathrm{s}$
Unity gain stable with large capacitive loads
Supply current: $\mathbf{7 5 0} \boldsymbol{\mu} \mathrm{A}$ per amplifier

## APPLICATIONS

TFT LCD monitor panels
TFT LCD notebook panels

## Communications equipment

Portable instrumentation
Electronic games
ADC/DAC buffer

## GENERAL DESCRIPTION

The ADD8706 is a single-supply, 5 -channel buffer with a separate $\mathrm{V}_{\text {сом }}$ amplifier that has been optimized for today's low cost TFT LCD notebook and monitor panels. The top and bottom channels swing to the top/bottom rails, respectively, and can be used as end-point gamma references. The middle channels are ideal for midpoint gamma references. The $\mathrm{V}_{\text {сом }}$ amplifier provides very high continuous and peak currents. All channels have excellent transient response as well as high slew rate and capacitive load drive capability. The ADD8706 is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. The ADD8706 is available in a 16 -lead TSSOP package.

Table 1. Input Output Characteristics

| Channel | $\mathbf{V}_{\mathbf{I H}}$ | $\mathbf{V}_{\mathbf{I L}}$ | $\mathbf{I}_{\mathbf{O}}(\mathbf{m A})$ | $\mathbf{I}_{\mathbf{s c}}(\mathbf{m A})$ |
| :--- | :--- | :--- | :--- | :--- |
| A | $\mathrm{V}_{\mathrm{S}}$ | GND +1.7 V | 15 | 150 |
| B | $\mathrm{V}_{\mathrm{s}}-1.7 \mathrm{~V}$ | GND | 15 | 150 |
| C | $\mathrm{V}_{\mathrm{S}}-1.7 \mathrm{~V}$ | GND | 15 | 150 |
| D | $\mathrm{V}_{\mathrm{S}}-1.7 \mathrm{~V}$ | GND | 15 | 150 |
| E | $\mathrm{V}_{\mathrm{s}}-1.7 \mathrm{~V}$ | GND | 15 | 150 |
| F | $\mathrm{V}_{\mathrm{S}}-1.7 \mathrm{~V}$ | GND | 35 | 250 |

PIN CONFIGURATION


Figure 1. 16-Lead TSSOP

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.

## ADD8706

## TABLE OF CONTENTS

Electrical Characteristics .....  3
Absolute Maximum Ratings ..... 5
ESD Caution .....  5
Typical Performance Characteristics ..... 6
Application Information. .....  9
Theory. .....  9
Input/Output Characteristics .....  9
Important Note .....  9
Outline Dimensions ..... 11
Ordering Guide ..... 11

## REVISION HISTORY

Revision 0: Initial Version

## ELECTRICAL CHARACTERISTICS

Table 2. $\mathrm{V}_{\mathrm{S}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}} / 2, \mathrm{~T}_{\mathrm{A}} @ 25^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CHARACTERISTICS <br> Supply Voltage <br> Power Supply Rejection Ratio Total Supply Current | Vs <br> PSRR <br> ISY | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=4 \mathrm{~V} \text { to } 17 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} / 2, \text { No Load } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 16 \\ & 5.4 \\ & 6 \end{aligned}$ | V <br> dB <br> mA <br> mA |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Offset Voltage Drift <br> Input Bias Current <br> Input Offset Current <br> Amplifier F <br> Common-Mode Rejection Ratio <br> Amplifier F <br> Input Impedance <br> Input Capacitance | Vos <br> $\Delta \mathrm{V}_{\mathrm{os}} / \Delta \mathrm{T}$ <br> $I_{B}$ <br> los <br> CMRR <br> $\mathrm{Z}_{\mathrm{IN}}$ <br> $\mathrm{C}_{\mathrm{IN}}$ | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \text { to }\left(\mathrm{V}_{\mathrm{S}}-1.7 \mathrm{~V}\right) \end{aligned}$ | 54 | 2 <br> 10 <br> 400 <br> 10 <br> 95 <br> 400 <br> 1 | $\begin{aligned} & 15 \\ & 1100 \\ & 1500 \\ & 100 \\ & 250 \end{aligned}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> nA <br> nA <br> nA <br> nA <br> dB <br> $\mathrm{k} \Omega$ <br> pF |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage High (A) Optimized for High Swing | Vor | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=16 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathbb{I}}=16 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 15.75 \\ & 15.65 \end{aligned}$ | $\begin{aligned} & 15.99 \\ & 15.85 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage High (B to D) Optimized for Midrange | Vor | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 13.90 \\ & 13.85 \end{aligned}$ | $\begin{aligned} & 14 \\ & 13.985 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage High (E) Optimized for Low Swing | Voн | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=14 \mathrm{~V}, \mathrm{I}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathbb{I}}=14 \mathrm{~V}, \mathrm{I}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 13.9 \\ & 13.85 \end{aligned}$ | $\begin{aligned} & 14 \\ & 13.99 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage High (F) Optimized for V сом | $\mathrm{V}_{\text {OH }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=16 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 15.8 \\ & 15.75 \end{aligned}$ | $\begin{aligned} & 15.995 \\ & 15.9 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage Low (A) Optimized for High Swing | VoL | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{NN}}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  | 1.70 1.71 | $\begin{aligned} & 1.730 \\ & 1.725 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage Low (B-D) Optimized for Midrange | VoL | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 200 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Output Voltage Low (E) Optimized for Low Swing | VoL | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 80 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | mV <br> mV <br> mV |
| Output Voltage Low (F) Optimized for $\mathrm{V}_{\text {сом }}$ | VoL | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 50 \end{aligned}$ | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Continuous Output Current (A to E) | lout | $\mathrm{V}_{\mathrm{s}}=16 \mathrm{~V}$ |  | 15 |  | mA |
| Continuous Output Current (F) | lout | $\mathrm{V}_{\mathrm{s}}=16 \mathrm{~V}$ |  | 35 |  | mA |
| Peak Output Current (A to E) | lpk | $\mathrm{V}_{\mathrm{s}}=16 \mathrm{~V}$ |  | 50 |  | mA |
| Peak Output Current (F) | IPK | $\mathrm{V}_{\mathrm{s}}=16 \mathrm{~V}$ |  | 200 |  | mA |

## ADD8706

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Condition \& Min \& Typ \& Max \& Unit \\
\hline \begin{tabular}{l}
TRANSFER CHARACTERISTICS \\
Amplifier Gain Buffer Gain Buffer Gain Linearity
\end{tabular} \& \begin{tabular}{l}
Avo \\
Avcl \\
NL
\end{tabular} \& \[
\begin{aligned}
\& R_{L}=2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=0.5 \text { to }\left(\mathrm{V}_{S}-2 \mathrm{~V}\right) \\
\& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
\& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\
\& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=0.5 \text { to }\left(\mathrm{V}_{S}-0.5 \mathrm{~V}\right)
\end{aligned}
\] \& \[
\begin{aligned}
\& 1 \\
\& 0.995 \\
\& 0.995
\end{aligned}
\] \& \[
\begin{aligned}
\& 10 \\
\& 0.9985 \\
\& 0.9980 \\
\& 0.01
\end{aligned}
\] \& \[
\begin{aligned}
\& 1.005 \\
\& 1.005
\end{aligned}
\] \& \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
V/V \\
V/V \\
\%
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Slew Rate \\
Bandwidth \\
Phase Margin Channel Separation
\end{tabular} \& \begin{tabular}{l}
SR \\
BW \\
Øo
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF} \\
\& -3 \mathrm{~dB}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF} \\
\& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}
\end{aligned}
\] \& 4 \& \[
\begin{aligned}
\& 6 \\
\& 6 \\
\& 55 \\
\& 75
\end{aligned}
\] \& \& \begin{tabular}{l}
V/ \(\mu \mathrm{s}\) \\
MHz \\
Degrees \\
dB
\end{tabular} \\
\hline \begin{tabular}{l}
NOISE PERFORMANCE \\
Voltage Noise Density \\
Current Noise Density
\end{tabular} \& \(\mathrm{e}_{\mathrm{n}}\)

$\mathrm{i}_{\mathrm{n}}$ \& \[
$$
\begin{aligned}
& \mathrm{f}=1 \mathrm{kHz} \\
& \mathrm{f}=10 \mathrm{kHz} \\
& \mathrm{f}=10 \mathrm{kHz}
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 26 \\
& 25 \\
& 0.8
\end{aligned}
$$

\] \& \& | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| :--- |
| $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ | <br>

\hline
\end{tabular}

## ABSOLUTE MAXIMUM RATINGS

Table 3．ADD8706 Stress Ratings＊

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage（Vs） | 18 V |
| Input Voltage | -0.5 V to $\mathrm{V}+0.5 \mathrm{~V}$ |
| Differential Input Voltage | $\mathrm{V}_{\mathrm{s}}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range | $300^{\circ} \mathrm{C}$ |
| ESD Tolerance（HBM） | $\pm 1500 \mathrm{~V}$ |

＊Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device．This is a stress rating only；functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

## ESD CAUTION

ESD（electrostatic discharge）sensitive device．Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection．Although this product features proprietary ESD protection circuitry，permanent damage may occur on devices subjected to high energy electrostatic discharges．Therefore，proper ESD precautions are recommended to avoid performance degradation or loss of functionality．

## ADD8706

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 2. Input Offset Voltage, $V_{s}=16 \mathrm{~V}$


Figure 3. Input Offset Voltage Drift, $V_{s}=16 \mathrm{~V}$


Figure 4. Input Bias Current vs. Temperature


Figure 5. Input Offset Current vs. Temperature


Figure 6. Output Sink Voltage vs. Load Current, All Channels


Figure 7. Output Source Voltage vs. Load Current, All Channels


Figure 8. Output Sink Voltage vs. Load Current, All Channels


Figure 9. Output Source Voltage vs. Load Current, All Channels


Figure 10. Supply Current vs. Supply Voltage


Figure 11. Supply Current vs. Temperature


Figure 12. PSRR vs. Frequency


Figure 13. CMRR vs. Frequency


Figure 14. Frequency vs. Gain and Shift


Figure 15. Gain vs. Capacitive Load


Figure 16. Impedance vs. Frequency


Figure 17. Overshoot vs. Capacitive Load


Figure 18. Small-Signal Transient Response


Figure 19. Large Signal Transient Response

## APPLICATION INFORMATION

## THEORY

The ADD8706 is designed for use in LCD gamma correction circuits. This is an ideal on-chip solution for low-end panels. It provides five gamma voltages and a $\mathrm{V}_{\text {Сом }}$ output. These gamma voltages provide the reference voltages for the column driver RDACs. Due to the capacitive nature of LCD panels, it is necessary for these drivers to provide high capacitive load drive.

The $V_{\text {COM }}$ output is the center voltage common to all the LCD pixels. The $\mathrm{V}_{\text {сом }}$ circuit is common to all the pixels in the panel. This requires the $\mathrm{V}_{\text {сом }}$ driver to supply continuous currents up to 35 mA .

## INPUT/OUTPUT CHARACTERISTICS

The ADD8706 has five buffers specifically designed for the needs of an LCD panel. Figure 20 shows a typical gamma correction curve for a normally white twisted nematic LCD panel. The symmetric curve comes from the need to reverse the polarity on the LC pixels to avoid "burning" in the image. Therefore, the application requires gamma voltages that come close to both supply rails. To accommodate this transfer function, the five ADD8706 buffers have been designed with three different buffer designs in one package.


Figure 20. LCD Gamma Correction Curve

The nature of LCD panels introduces a large amount of parasitic capacitance from the column drivers as well as the capacitance associated with the liquid crystals via the common plane. This makes capacitive drive capability an important factor when designing the gamma correction circuit.

The outputs of the buffers and amplifier have been designed to match the performance needs of the gamma correction and $\mathrm{V}_{\text {сом }}$ circuits. All have rail-to-rail outputs, but the current drive capabilities differ. The difference in current drive and input voltage range determine the buffer and amplifier use.

Buffer A has an NPN emitter-follower input stage, which provides an input range that includes the top rail, but is limited to 1.7 V away from the bottom rail. It is designed to source 15 mA of continuous current, making this buffer ideal for providing the top voltage on the RDAC string.

Buffers B, C, and D use a single-supply PNP input stage with an intermediate common-mode voltage range. The output was designed to sink or source up to 15 mA of continuous current. The limited input range and equivalent sink and source current make these buffers suitable for the middle voltage ranges on the RDAC string.

Buffer E also uses a single-supply PNP input stage, but the output is designed to sink only up to 15 mA of continuous current. This buffer is designed for the RDAC's lower range.

Amplifier F is designed with an input range limited to midscale applications. It is capable of delivering 35 mA of continuous current. These qualities make Amplifier F suitable for $\mathrm{V}_{\text {сом }}$ applications.

## IMPORTANT NOTE

Because of the asymmetric nature of Buffers A and E, care must be taken to connect an input that forces the amplifiers to operate in their most productive output states. Buffer A has very limited sink capabilities, while Buffer E does not source well. Set the Buffer A input to enable the amplifier output to source current and set the Buffer E input to force a sinking output current. This means making sure the input is above the midpoint of the common-mode input range for Buffer A and below the midpoint for Buffer E. Mathematically speaking, make sure $V_{\text {IN }}>V_{\mathrm{S}} / 2$ for Buffer $A$ and $V_{\text {IN }}<V_{s} / 2$ for Buffer $E$.

Figure 21 shows an application using the ADD8706 to generate 10 gamma outputs. Note that the five outputs are routed through another resistor network to generate the extra five output voltages, which feed into the column driver.

## ADD8706



Figure 21. ADD8706 Application Circuit

## ADD8706

## OUTLINE DIMENSIONS



Figure 22. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU) Dimensions shown in millimeters

| ORDERING GUIDE |
| :--- |
| Model $^{1}$ |
| ADD8706ARUZ |
| ADD8706ARUZ-REEL |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

## ADD8706

## NOTES

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

